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Abstract - A digital-domain self-calibration technique for 
video-rate pipeline A/D converters based on a white Gaus- 
sian noise input signal is presented. The implementation of 
the proposed algorithm requires simple digital circuitv. An 
application design example of the self-calibration of a IZb. 
40 MUS CMOSpipeline ADC is shown to illustrate that the 
overall linearity of the ADC can be highly improved using 
this technique. 
1. INTRODUCTION 
A broad area of applications with enhanced performance 
requires high-resolution analogue-to-digital ( A D )  conver- 
sion with sampling rates (Fs) in the range of tens of MHz. 
The most attractive solutions for implementing this kind of 
A/D converters (ADC’s) employ pipelining as a way to relax 
the speed requirements of the analogue components. Such 
architectures use a cascade of stages comprising a low- 
resolution flash quantizer and a multiplying digital-to- 
analogue converter (MDAC), which computes and amplifies 
the residue for the next stages. As a consequence, the preci- 
sion requirements are more critical in the front-end stage of 
the pipeline, which must exhibit the accuracy of the overall 
ADC, and are progressively relaxed towards the last stage. 
Without using trimming or self-calibration techniques, the 
overall resolution of these ADC’s is limited by the linearity 
and gain errors of the front-end MDAC’s. These errors are 
bounded around the 8-10 bit level by the component match- 
ing accuracy of most available CMOS processes. As trim- 
ming is expensive, self-calibration either in the analogue or 
in the digital domain must be considered for extending the 
resolution of such ADC’s above IO-hits. Analogue 
techniques require calibration DACs and precision analogue 
components [ I ,  21. Although, digital calibration techniques 
do not require sophisticated analogue circuitry they put an 
extra burden on the digital part [3, 41. Furthermore, the 
MDAC of a calibrated stage has to be modified (additional 
switches) to perform the required code-error measurements 
[4] .  Moreover, the technique proposed in [3] can only be 
employed in IS-bit MDACs and, therefore, it is not suitable 
for power-optimized high-resolution architectures where 
multi-bit front-end stages are preferred [ S I .  
2. DESCRIPTION OF THE PROPOSED TECHNIQUE 
The technique proposed in this paper and conceptuaiy de- 
scribed in [6] consists off applying a white Gaussian noise 
(WGN) stimulus to the ADC and calculating the calibrating- 
codes from the histogram of the output codes. There are sev- 
eral advantages of this self-calibration technique compared 
with those reported in [ 3 ,  41: 1. The entire ADC does not 
need to be modified; 2. It is suitable for ADC’s with multi- 
bit front-end stages; 3. Wide-band WGN is relatively easy to 
generate on-chip using a high closed-loop gain amplifier (e. 
g .  = 70dB) with small input transistors and input resistors as 
main noise sources [7]. 4. The accuracy requirements of the 
standard deviation are relaxed. S. WGN having a uniform 
power spectral density allows a full-speed characterization 
of the ADC [SI; 6. On-chip self-testing can be done. 7. The 
use of a histogram will eliminate uncertainties from the cali- 
brating-codes due to noise; 8. The input noise stimulus has 
not to be necessarily white as long as it remains Gaussian. 
In an N-bit pipeline ADC comprising an MJ-hit front-end 
stage and Ns stages, the overall linearity is mainly limited by 
the mismatches in the first MDAC. A typical conversion 
characteristic consists basically off 2 segments dislocated 
from an “almost” ideal straight-line. The gain-error of the 
MDAC affects the slope of these segments and it is added to 
the jumps between 2 segments. A slightly lower than radix 2 
inter-stage gain should be used in the first MDAC, because a 
gain-error, where the residue exceeds the allowed range, 
cannot be corrected by a digital method. This slightly re- 
duces the full-scale range of the entire ADC, but, on the 
other hand, ensures a successful self-calibration. The digital 
amounts of displacement can be measured during a calihra- 
tion cycle and stored in a memory. Because fully differential 
MDAC’s exhibit code error symmetry, only one half of the 
calibrating-codes has to be calculated. These 2‘M1-’)  cali- 
brating-codes can be later addressed and recalled during 
normal conversion-mode, using the coarse digital outputs 
from the first stage MJ-hit quantizer and, the conversion 
characteristic is moved back to the ideal line (minus the re- 
duced gain) by digitally subtracting these codes. Applying 
centered WGN to the input of the ADC, a ( 2(M1-1) + I ) bin 
histogram can be computed by counting the number of oc- 
currences of the output-codes inside these bins, where each 
bin covers a range of output codes that contain one expected 
step in the transfer characteristic. This histogram, Mi] ,  will 
have a Gaussian-shape, more or less “distorted” by the exist- 
ing deviations of the segments. Assume now that there is a 
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specific table, n i l ,  with 2 ( M ' - I )  + 1 values, truncated and 
stored in a memory, and defmed by 
where Ch,, is the center of the bin and A[i] represents the 
ideal histogram produced mathematically using a Gaussian 
distribution function with p = 2(N-l) and U = 2@')/2 , n i l  
is used to normalize mi] resulting, in the ideal case, in a 
uniformly distributed histogram with 2" occurrences in each 
bin. The differences from this expected value can be used to 
calculate the calibrating-codes. Thus, assuming a large num- 
ber of samples, n the nonlinearity step is given by 
(H[i].T[i]-2"). binwidth 1 D[i] = .- 
2N 2 ( n - N )  ' 
where the first term comprises the difference of the normal- 
ized occurrences to the ideal number reduced from 2" to the 
bin-size related value and, the second term, scales this value 
using the expected number of samples in one bit. So D[il 
contains the summed non-linearity of one bin scaled to an 
equivalent INL step in one bit. With these values it is possi- 
ble to calculate the segment deviations from the ideal trans- 
fer characteristic using: 
Dev[k]= D[k]+D[2M1-' - k ]  for 15 k < 2M1-l 
Dev[k] = D[k] for k = 2M1-' 
(3) 
D[i]. except the central bin, is then added to the correspond- 
ing symmetric bin to eliminate small errors in symmetry 
caused by a small offset voltage. The gain-error of the ADC, 
as well as the 2(Ml-')calihrating codes, GOD&), can
he found according to 
A M ,  -11 ', . . 
C,,, (I) = -sGAIN = -0.5 Dev[k] 
k=I (4) 
CCoDE(k)=CCDDE(k-1) t0 .5 .Dev[k] ,  1 < kS2(Ml-l) 
Due to the code error symmetry it is then possible to use the 
same calibrating-codes for the remaining segments: 
CcoDE(k) = -CcoDE (2M1 - k + 1) , k > 2 @ - ' )  
The number of samples in each bin is described by the bi- 
nomial distribution, B ( p  = n .  p[il u = , /n. p[i]. ( n  - plib) , 
where p[i] represents the probability of a given sample fal- 
ling into the i-th bin (that depends on the bin width and on 
the a of the WGN generator). An accuracy of 1116 LSB@N- 
bit with a yield of 30 has to be reached to limit accumulated 
measurement errors below 0.5 LSB. To ensure this the out- 
ermost bins, representing the worst case, are used to calcu- 
late the minimum number of samples. The number of sam- 
ples needed to adjust the offset and the standard deviation of 
the WGN generator is calculated in the same way but using 
different bins and accuracy limits. 
The required accuracy concerning the statistical properties 
of the WGN stimulus depends mainly on the size of the bins. 
The standard deviation a has a linear influence on the meas- 
ured transition voltages [SI and on the non-linearities. Be- 
cause the measurement errors due to a not exactly adjusted a 
accumulate over the observed code range, it is an advantage 
to use narrow bins at the code transitions of interest. To 
reach a DNL measurement error with less than the desired 
value<BlN, Aumax is defined by: 
In the presented simulation examples, a bin width of 64 bits 
and a required TBlN 5 1/16LSB allow the use of a 9 bit ac- 
curate a to calibrate a 12 Bit ADC! The offset of the WGN 
and of the ADC is calibrated digitally during the generator 
setup to obtain a symmetric histogram. This is sufficient to 
ensure that the subsequent steps of the calibration of the 
ADC do not fail. 
3. SIMULATED RESULTS 
To validate the theoretical findings and assess the perform- 
ance of the proposed technique a 12 bit ADC with the arcbi- 
tecture presented in Fig. l was modeled using MATLAB 
code. The main static non-ideal effects were included 
namely, the offset voltages in the comparators of the quan- 
tizers and the matching accuracy (9-bit) in the capacitor- 
arrays in all MDAC blocks. The gain of the 3-bit front-end 
MDAC was nominally set to 3.9. The input-referred thermal 
noise of the ADC was also included and defined at O S  LSB 
below the quantization noise. 
Fig. I :  Architecture of the simulared ADC 
An amount of n = 224 samples was used to compute the his- 
togram H[i] with 7 bins. This number of samples is suffi- 
cient for adjusting the WGN-generator and performing the 
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self calibration. To save simulation time only the histogram 
for the calibration algorithm hut not for the WGN adjust- 
ment was calculated. The standard deviation of the WGN 
was set to +20 @ full-scale plus the maximal allowed er- 
ror. The figures 2 and 5 show, respectively, the INL of the 
ADC before and after calibration, measured using a static 
method by sweeping the input of the ADC with a full-scale 
ramp with steps of l/8 LSB@12-hit. After calibration the 
initial INL of +4.5/-4.0 LSB is improved to values between 
* ILSB. Fig. 3 shows the averaged (binwidth = 10) histo- 
gram distortions caused by the ADC and Fig 4 shows the 
steps in the conversion characteristic calculated by the self- 
calibrating algorithm (binwidfh = 64). Several simulations 
were carried-out with variations of the WGN generator off- 
sets between f 8 mV and the maximum INL errors after 
calibration were always within + 1 LSB, since about 1 bit is 
lost due to the accumulation of the digital truncation errors. 
The expected time for a complete calibration-cycle is about 
600ms if the ADC is sampling at Fs = 40 MS/s. 
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4. IMPLEMENTATION OF THE BASIC BLOCKS 
A) The Digital Circuihy 
To implement the proposed digital self-calibration algo- 
rithm, the system presented in Fig. 6 is used. The 12 bit ad- 
derhbtractor performs the correction using the calibrating- 
codes that are saved in 4 registers (Cl to C4). The most sig- 
nificant bit of the ADC output decides if the codes are added 
or subtracted to reduce the number of required code- 
registers. Calibrating-codes with seven bits length allow 
correcting nonlinearities up to 128 LSB including the cor- 
rections enforced by the reduced interstage gain. 
output 
Fig. 6: Architecture of the digiral self-colibrarion circuitry. 
The offset register (OFF) and the gain adjustment register 
(0) are set during the initial calibration of the WGN- 
generator using a similar method like the one presented in 
this paper. Then the offset is subtracted from the calibrating- 
codes before the next histogram is taken, to ensure a sym- 
metric behavior of the system after the WGN-generator 
setup. During the initial sampling phase, the working regis- 
ters (Reg I to Reg 4) contain the normalized values of the 
histogram bins and all following calculations like the suh- 
tractions and the scaling can be done within these registers. 
As soon as the calculations described in part 2 (expressions 
2 to 4) are finished, the working registers contain the new 
calibrating-codes and the calibrating-code registers are up- 
dated. Normalization factors stored in a ROM (NI to N4) 
are employed, which are accumulated in the working regis- 
ters every time a sample falls into the corresponding bin. 
This avoids the multiplication needed to normalize the his- 
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togram (2). All divisions to scale the calibrating-codes are 
radix 2 divisions, so they can be performed as a shift opera- 
tion when the codes are written into the code registers. The 7 
hit lines of the code registers are connected at the right posi- 
tion to the bus, so no additional shift unit is needed. The 
advantage of this system is the ability to perform multi-step 
calibration because already existing codes are used for new 
histograms hut not affected until they are updated. On-line 
self-calibration is possible in applications where the ADC is 
not always in use. During the initial calibration step the cali- 
brating-codes are set to the values of an ideal ADC with the 
reduced inter-stage gain. The complete digital circuit uses 
less than 1500 gates and, when laid-out with 0.35~1 CMOS 
standard cells and 3 layers of metal, it occupies only 
0.49m". 
B) 
Fig. 7 shows the schematic of a continuous-time implemen- 
tation of a WGN generator. A similar one with lower rms 
noise can he found in [7]. Resistors R are used to generate 
additional widehand thermal-noise that is limited by the 
bandwidth of the amplifier (opamp) in the form 
ofV,, = ,/-, where k is Boltzmann's con- 
stant, T is absolute temperature and BWAmP represents the 
closed-loop handwidth of the opamp. The second source of 
input-referred thermal noise is the opamp itself. For a low- 
voltage realization a four-stage opamp with a folded-input 
stage is used. This opamp was designed to have input tran- 
sistors with quite low transconductance, gm,, quite-large 
excess noise factor, y. and it should be optimized in order to 
maximize several performance parameters, namely, the 
handwidth, the output-referred noise, V ~ O , ~ ,  and the open- 
loop dc gain, A .  To correct the offset voltage and remove 
most of the flicker noise, stages 2 and 4 have a high-pass 
response, resulting in a noise bandwidth, after proper com- 
pensation within the 70 kHz to 9.5 MHz range. 
The high-amplitude wide-band WGN generator 
f 
R2 
Fig. 7: Simplijed schematic of the WGN generaror. 
UsingR, = 4000.R,, a closed-loop gain of about 72dB is 
achieved and the o of the output-referred noise can be made 
of the order of several hundreds of milli-volts. Since the 
opamp is used in a high-gain closed-loop configuration only 
a simple Miller-compensation is required. In fact, the rms 
output referred-noise is approximately given by 
(7) 
Note that the Gaussian noise has not to be necessarily white 
over the entire handwidth, like in this noise generator as 
long as it remains Gaussian. Since the value of V n ~ , ~ i s  
highly dependent on the temperature and process variations, 
a programmable-gain amplifier (PGA) can he used to per- 
form coarse variance adjustments after the WGN generator. 
The fine trimmings can then he done by digitally adjusting 
the normalization codes. Using R = R2 = I OOm, R, = 25R 
and an opamp with gm, = 0.5mS and y = 9 (single-ended), a 
differential WGN output with o = 600 mV can be achieved 
over a bandwidth of about 9.5 MHz ( =  F , / 4 )  as verified 
through several electrical AC simulations. 
5. CONCLUSIONS 
A digital-domain self-calibration technique for video-rate 
pipeline AID converters based on a white Gaussian-noise 
input signal was presented together with the design of the 
required additional building-blocks. It was shown that the 
overall linearity of the ADC can be highly improved using 
this technique. 
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